MOSFET is connected to some kind of inductance (a lumped element or parasitic), and there is a rapid change in current [2] , [3] . Since the inductor is charged up (energy is stored in the magnetic fields of the inductor) when the current is flowing and the current in the inductor cannot change instantaneously, the inductor dissipates its stored energy into the MOSFET. If the inductive energy is sufficiently high, the MOSFET will be driven into avalanche with the source-drain voltage V DS rising to its breakdown value B VDSS , and an avalanche current I AV will flow through the MOSFET [4] [5] [6] . The MOSFET, therefore, experiences thermal shock as power (I AV · B VDSS ) is dissipated through it. The resulting rise in junction temperature T J of the MOSFET will depend on the transient thermal impedance Z TH of the MOSFET, as well as the magnitude of the inductance L, the MOSFET's B VDSS , and I AV [5] . An example of such an application is the antilock braking system, which is composed of a low-side power MOSFET switch that connects the brake pump to the battery and is switched by a pressure control system connected to the gate [7] . Every time the MOSFET is switched on and the brake pump is connected to the battery, energy is stored in the inductors of the brake pump. When the MOSFET is switched off, the energy in the brake pump is dissipated through the MOSFET by driving it into avalanche. In the operating life of the vehicle's automotive system, this avalanche event can occur over 50 million times [7] .
Two failure mechanisms have been identified in MOSFET failure under a single pulse of UIS [8] . The first failure mechanism is the activation of the parasitic bipolar in the MOSFET, which results in a localized thermal runaway and the thermal destruction of the device. For the parasitic bipolar to be activated, the conditions of forward-biased emitter-base (source-body) and reverse-biased base-collector (body-drain) junctions must be fulfilled. This failure mechanism is associated with avalanche pulses with high current densities. In this case, there must be sufficient internal resistance in the body of the MOSFET to cause a voltage drop that exceeds the source-body junction potential [2] , [5] . Since the turnon voltage of a forward biased pn junction exhibits a negative temperature coefficient, the likelihood of parasitic bipolar failure increases with temperature. The second failure mechanism is related to the rise of the MOSFET's junction temperature. As the temperature of the semiconductor increases, the intrinsic carrier concentration increases as a result of the reduced energy bandgap. The temperature at which the intrinsic carrier concentration is equal to the background doping is the intrinsic temperature limit of the semiconductor. This can be estimated from the equation relating the intrinsic carrier concentration to the temperature of the semiconductor and can be determined experimentally by measuring single-shot UIS performance at different avalanche currents, inductances, and mounting base temperatures [8] . If the temperature rise resulting from the avalanche pulse exceeds this intrinsic temperature limit, the MOSFET may be thermally destroyed. In practice, the MOSFET never uniformly reaches this temperature because current flow through the device is not uniform. For instance, current density will be higher in areas of the MOSFET closest to the source bond wires and slight process imperfections across the area of the MOSFET may cause the thermal resistance to be non-uniform in the device. As a result, temperature rises during avalanche will not be uniform in the device, and localized parts with the highest temperature excursions fail. This failure mechanism is associated with high avalanche currents, as well as long avalanche duration (large inductances).
For applications that are avalanched repetitively as part of the application requirement, power MOSFET manufacturers usually ensure that the avalanche power densities and duration are within the safe operating area (SOA) of the MOSFET [2] , [3] , [9] , [10] . The MOSFET SOA is the range of avalanche power densities and duration that the device can sustain without destruction. However, in repetitive avalanche applications, other potential failure mechanisms are introduced, as avalanche pulses, although within the MOSFET SOA, repetitively dissipate power through the MOSFET. Hot-carrier injection (HCI) into the gate dielectric is a well-known short-channel effect in deep submicrometer CMOS technology [11] , [12] , as well as power MOSFETs [13] [14] [15] . HCI has become a major reliability concern in short-channel CMOS devices since terminal voltages have not scaled as rapidly as the MOSFET's lateral dimensions. As a consequence, there has been an increase in the internal electric fields between the terminals of the MOSFET [16] . These high electric fields energize the carriers sufficiently to scale the silicon/oxide energy barrier and generate oxidetrapped charges, as well as interface trap charges [17] . Impact ionization (through which avalanche conduction is enabled) generates electron-hole pairs in the channel that become hot carriers that can be injected into the gate dielectric [14] . Depending on the gate voltage, the hot carriers can either be electrons or holes. Also, the injection of the hot carriers into the gate dielectric breaks the Si-H bond, thereby leaving behind interface traps that increase channel resistance through additional carrier scattering [18] . Although power MOSFETs have much thicker gate dielectrics and larger physical dimensions compared with advanced CMOS devices, the significantly higher breakdown and gate voltages mean that comparable electric fields are generated in power MOSFETs. Trench MOSFETs are known to have lower ON-state resistances R DSON than vertical double-diffused MOS (DMOS) devices because higher channel densities can be achieved [19] [20] [21] [22] [23] [24] . However, gate oxide layers thermally grown along the trench walls increase the susceptibility of the gate dielectric in trench MOSFETs to HCI since there is more exposure to the channel current compared with the gate dielectrics in vertical DMOS devices [1] . A trench power MOSFET conducting in the avalanche mode will experience high electric fields at the drain end of the channel near the bottom of the trench; hence, HCI is critical for repetitively avalanched trench MOSFETs. One of the main effects of HCI is to increase or decrease the threshold voltage V GSTX of the MOSFET, depending on whether it is hot-electron or hot-hole trapping. Other effects may be the increase in the subthreshold slope and R DSON . Like negative-bias temperature instability (NBTI) in p-type MOSFETs, the change in these electrical parameters over the lifetime of the application poses risks against the long-term reliability of automotive power MOSFETs.
In this paper, the ruggedness performance of power MOSFETs is assessed by monitoring the change of the MOSFET's electrical parameters over tens of millions of cycles of repetitive avalanche for different avalanche currents at a mounting base temperature T MB of 150
• C. A T MB of 150 • C is chosen because power MOSFETs qualified for automotive applications are typically operated at such temperatures [2] . Experimental data show that the relationship between the change in threshold voltage ΔV GSTX and the number of avalanche cycles N is a power law. The power-law model is similar to the threshold voltage shift due to hot-carrier degradation with stress time [18] , [25] and NBTI. This power-law model can be used to predict the V GSTX reduction of the power MOSFET over its lifetime in the application. The impact of the cell pitch on the performance of power MOSFETs is also investigated by assessing the change of the electrical parameters as a function of N for 4-and 2.5-μm cell-pitch 30-V rated MOSFETs. Section II describes the MOSFET fabrication and the repetitive avalanche experiment setup. Section III discusses the experimental results and analysis, whereas Section IV concludes this paper.
II. DEVICE FABRICATION AND EXPERIMENTAL SET-UP
The MOSFETs under investigation are automotive grade devices rated to 20-and 30-V source-drain breakdown voltage B VDSS . Power MOSFETs with 21 mm 2 active area and 2.5-and 4-μm cell pitch are fabricated with 76-nm thick gate oxides, 1.5-μm trench depth and room temperature V GSTX centered at 3.5 V and R DSON at 2 mΩ. The cross-sectional scanning electron microscopy image of a typical device is shown in Fig. 1 with the source metal, trench, tetraethyl orthosilicate (TEOS) passivation, silicon epilayer, and polysilicon gate labeled. The MOSFETs are packaged in standard TO-220 packages comprising three source wires, one gate wire, and the drain connected to the lead frame.
A custom-built avalanche test equipment is used for repetitive ruggedness testing. are used to charge the inductor so as to ensure that the DUT is avalanched alone since the MOSFET with the lower B VDSS always enters avalanche first, i.e., an avalanche current always flow through the MOSFET with the lowest B VDSS . The gate terminals of the 100-V charging MOSFETs are connected to a pulse generator, whereas the gate of the DUT is grounded, as shown in the circuit diagram of Fig 2(b) . The period of the pulse generator is used to modulate the mounting base temperature T MB at which the MOSFET is tested and is varied until T MB is 150
• C. The magnitude of the voltage pulse is used to set the avalanche current that will be proportional to the gate drive in the charging MOSFETs, whereas the avalanche inductor is used to set the avalanche duration. When the input voltage of the pulse generator is high, the 100-V MOSFETs conduct current, hence charging the inductor, and when it is low, the inductor dissipates the energy into the DUT, which is driven into avalanche. Since the gate of the DUT is grounded, the MOSFET never switches on and, hence, only conducts in avalanche. Fig. 3 illustrates the typical avalanche behavior of one of the 20-V rated DUTs by showing I AV and V DS as functions of time. The amount of time the MOSFET spends in avalanche (avalanche duration, t AV ) will depend on the value of the inductor, the avalanche current, and the B VDSS rating of the DUT. The avalanche duration in Fig. 3 is approximately 100 μs, the peak I AV is 160 A, and the measured B VDSS averages at 25 V. There is an increase in B VDSS as the current reduces within the first 25 μs because of the positive temperature coefficient of B VDSS due to avalanche mean-free-path reduction from increased phonon scattering caused by rising temperature.
III. RESULTS AND DISCUSSION
The two types of defects generated by HCI are interface state defects and fixed oxide charge defects [26] , [27] . The electrical impact of increased interface trap generation due to repetitive avalanche would be an increase in the subthreshold slope as a result of increased interface trap capacitance [26] . Another impact of increased interface state generation would be increased ON-state resistance R DSON as a result of reduced effective carrier mobility due to increased scattering. On the other hand, the electrical impact of increased fixed oxide charge would be a shift in V GSTX in a direction dependent on the polarity of the trapped charge [26] . The traps in the gate oxide could be due to preexisting traps or traps created by the charged carriers. Fig. 4(a) shows the measured V GSTX as a function of the number of avalanche cycles N for the 4-μm cell-pitch 20-V rated trench MOSFETs. The ruggedness experiment is performed on 16 MOSFETs, which show an average of 21% reduction in V GSTX after 100 million cycles of repetitive avalanche, thereby indicating positive charge injection into the gate oxide. The V GSTX reduction is due to hot-hole injection into the gate dielectric during impact ionization. Since the MOSFET gate is grounded (V GS = 0 V) in repetitive avalanche mode conduction, electrons generated from impact ionization are swept into the drain by the electric field, whereas the holes generated from impact ionization are injected either into the gate oxide, can cause parasitic bipolar latch-up, and/or recombine in the body of the MOSFET (in a MOSFET with a separate body contact, the holes will flow out as a substrate current). If the hole current resulting from impact ionization is large enough, the MOSFET would undergo bipolar thermal runaway in a single pulse of UIS; hence, the SOA on the MOSFET's datasheet would reflect the limitations of the device. The observation of hot-hole injection is in agreement with the work of Doyle et al. [26] , [27] , which showed that hole injection dominates the degradation mechanism at low gate voltages V GS , whereas electron injection dominates the degradation mechanism at high gate voltages. For power MOSFETs, this translates to hot-hole injection being the active degradation mechanism during avalanche operation (V GS = 0 V and V DS = B VDSS ) and hot-electron degradation being the active degradation mechanism during linear mode operation (V GS and V DS = high). Fig. 4(b) shows the log-log plot of the average threshold voltage shift ΔV GSTX as a function of the number of avalanche cycles, where it can be seen that the characteristic is a straight line, thereby indicating a power-law relationship. The average V GSTX has been taken in Fig. 4(b) , which shows that the V GSTX reduction during repetitive avalanche can be expressed by the following: where A and n are empirical parameters that are dependent on testing conditions and MOSFET technology. In Fig. 4(b) , A is 1.89 × 10 −13 , and n is 1.5. Fig. 5 shows R DSON as a function of N for the same MOSFETs, where it can be seen that there is a 20% increase in R DSON . To check if the increased R DSON is due to interface state generation resulting from hot-hole injection, the subthreshold slope is also monitored. The subthreshold slope can be calculated by
where
K B is the Boltzmann's constant, m is the body factor, T is the temperature, q is the electronic charge, t OX is the oxide thickness, ε OX is the dielectric constant of the gate dielectric, N A is the body doping, n i is the intrinsic carrier concentration of silicon, ε Si is the dielectric constant of silicon, Φ S is the surface potential of the MOSFET, and D it is the density of interface traps. Fig. 6 Fig. 6 is that the subthreshold slope and D it are constant over avalanche cycling; hence, the increase in R DSON is not due to increased interface trap density resulting from hot-hole injection. Doyle et al. [26] , [27] demonstrated that the bias condition for maximum interface state generation is V GS = 0.5 · V DS because both hot-electron and hot-hole injections occur at this point, which is also the point of the maximum substrate current. These results, which are in agreement with [26] and [27] , show that interface state generation is not an active degradation mechanism in avalanche mode operation. Examination of the tested MOSFETs after decapping revealed that degradation of the source metal and the wire-bond interface with the source metal due to thermal fatigue was responsible for the increased R DSON . Temperature cycling resulting from repetitive avalanche imposes thermomechanical stresses on the wire bonds that degrades the contact resistance, which is a component of the MOSFETs R DSON [28] , [29] .
Repetitive UIS is performed at different avalanche currents so as to investigate the impact of I AV on the V GSTX shifts. The experiments are performed with I AV of 160 and 225 A at T MB of 150
• C. Fig. 7 shows the log-log plot where it can be seen that A is 1.9 × 10 −13 and 2.5 × 10 −13 for I AV of 160 and 225 A, respectively. It is expected that an increase in avalanche current would accelerate the change in V GSTX since higher I AV will cause more impact ionization and, hence, Fig. 8 . Log-log plot showing the power-law relationship between ΔV GSTX and the number of avalanche cycles for the 4-and 2.5-μm cell-pitch 30-V rated trench devices tested under repetitive UIS. A 37.5% increase in the channel density resulted in a 40% decrease in the power-law prefactor. more hot-hole injection. It can be seen from Fig. 7 that the power-law prefactor A increases approximately linearly with the avalanche current, i.e., as the avalanche current is increased by 40%, A increases by 30%. The fundamental theory of HCI can explain the relationship between A and I AV and why ΔV GSTX is accelerated by increased I AV . The "lucky-electron" model introduced by Hu [30] describes the probability of an electron being injected into the gate dielectric as a combination of different probabilities. These are the probability of the electron gaining sufficient energy from the electric field to scale the oxide potential barrier, the probability that the electron is redirected to the Si/SiO 2 interface by a phonon scattering event, the probability that the electron does not undergo any inelastic collision between the point of redirection and Si/SiO 2 interface, and the probability that the electron is not scattered by the image potential well in the oxide [30] , [31] . Using the "luckyelectron" model, the rate of supply of hot electrons into the gate dielectric and the substrate current was shown to be propor-
respectively, where I D is the drain current, Φ B is the barrier energy at the Si/SiO 2 interface, Φ i is the minimum energy for impact ionization, λ is the hot-electron mean free path, and E m is the maximum channel electric field [31] . It can be seen from the equations that both the rate of carrier injection into the gate dielectric and the substrate current depend on the concentration of carriers in the channel, i.e., the avalanche current. This is in agreement with the experimental observation that the power-law prefactor is proportional to the avalanche current, i.e., the rate of ΔV GSTX shifting is proportional to the avalanche current.
The impact of the cell pitch on HCI during repetitive UIS is investigated by avalanche cycling 4-and 2.5-μm cell-pitch 30-V rated MOSFETs. The results of the experiments are illustrated in Fig. 8 , where ΔV GSTX is shown as a function of N for the different cell-pitch devices. It can be seen from the results in Fig. 8 that the smaller cell-pitch MOSFETs exhibit better V GSTX stability. This is due to the lower avalanche current per unit cell in the smaller cell-pitch devices, which, according to the "lucky-electron" model, reduces HCI because the rate of the charged carrier supply into the gate dielectric is proportional Fig. 9 . I DSS of the MOSFETs shown as functions of the number of avalanche cycles for the 4-and 2.5-μm cell-pitch trench devices tested under repetitive UIS. The 2.5-μm cell-pitch devices exhibit 100% higher due to the greater channel density and, hence, more source-drain conductive paths.
to the current in the channel. Since power MOSFETs are essentially many trench FETs connected in parallel to common terminals, reducing the cell pitch is in essence, adding more FETs into the same silicon area. A 2.5-μm cell-pitch power MOSFET has 37.5% more trench FETs than a 4-μm cell-pitch power MOSFET and, hence, will be more resistant to ΔV GSTX shifting under the same avalanche current since increasing the channel density by 37.5% has the same effect as reducing the current per unit channel by the same amount. As in the case of Fig. 7 where the power-law prefactor A responded linearly to a change in the avalanche current, A in this experiment responded linearly to the change in the MOSFET's cell pitch. As the cell pitch is reduced from 4 to 2.5 μm (channel density is increased by 37.5%), A is reduced by 40% from 1.94 × 10 −6 to 0.95 × 10 −6 . Hence, cell-pitch scaling is recommended for MOSFETs that are to be repetitively avalanched in automotive applications.
I DSS is also monitored as a function of avalanche cycling for the 4-and 2.5-μm cell-pitch MOSFETs. Fig. 9 shows I DSS as a function of N , where it can be seen that the smaller cellpitch device exhibits over 100% more leakage on average. This is due to the higher channel density and, hence, more leakage paths as the cell pitch is reduced. After 240 million cycles, I DSS increased by 100% and 160% for the 4-and 2.5-μm cellpitch MOSFETs, respectively. Hence, not only does the smaller cell-pitch device exhibits more drain leakage but also the drain leakage appears to be more sensitive to avalanche cycling.
R DSON is also monitored as a function of avalanche cycling. Fig. 10 shows R DSON as a function of N , where it can be seen that the 2.5-μm cell-pitch MOSFET exhibited 25% smaller R DSON compared with the 4-μm cell-pitch MOSFET. The smaller R DSON with the smaller cell-pitch device is expected since there are more source-drain conduction paths in the same area of silicon as the cell pitch is reduced. However, Fig. 10 shows that R DSON is less sensitive to avalanche cycling in the 2.5-μm cell-pitch MOSFET, i.e., R DSON after 240 million cycles increased by 13% and 2% for the 4-and 2.5-μm cellpitch MOSFETs, respectively. The better R DSON stability with the smaller cell-pitch device is attributed to better current distribution and, hence, better heat distribution along the surface of This improvement is due to higher gate capacitance from the higher channel density and also possibly more fully depleted channels. The stability of the subthreshold slope indicates that interface trap generation is not an active degradation mechanism during repetitive UIS. the die. This better heat distribution possibly lessens the thermomechanical stress from temperature excursions that degrade the contact resistance between the aluminum source metal and the bond wires. Hence, the 2.5-μm cell-pitch MOSFETs exhibit better R DSON stability but worse I DSS stability in comparison to the 4-μm cell-pitch MOSFETs.
The subthreshold slopes of the 2.5-and 4-μm cell-pitch MOSFETs are also compared. Fig. 11 shows the measured subthreshold slopes at the different intervals of repetitive UIS. Both MOSFETs show subthreshold slope stability during repetitive UIS; however, the 2.5-μm cell-pitch MOSFET exhibits 20% less subthreshold slope. This can be attributed to a higher gate capacitance since there are more trench FETs in the smaller cell-pitch device.
IV. CONCLUSION
It has been shown that hot-hole injection into the gate dielectric is responsible for the reduction of the threshold voltage during repetitive UIS. Impact ionization at the drain end of the channel during avalanche cycling creates electron-hole pairs that become hot carriers that can gain sufficient energy to scale the Si/SiO 2 potential barrier. Since the gate is grounded, the effective field in the oxide at the drain end of the channel encourages hole injection into the gate dielectric, while electrons are swept into the drain. The relationship between the change in the threshold voltage and the number of avalanche cycles has been shown to be a power-law relationship similar to the NBTI and hot-carrier degradation stress models. Experimental repetitive UIS measurements on 20-V rated MOSFETs with different avalanche currents show that the rate of reduction in the threshold voltage is proportional to the avalanche current, which agrees with the predictions of the "lucky-electron" model. The results show that the prefactor in the power-law relation responds linearly to changes in the avalanche current. The increase in the ON-state resistance observed is due to electrothermomechanical stresses in the wire bonds, which result from temperature excursions that increase the contact resistance by causing thermal fatigue. The subthreshold slope is also monitored during the repetitive UIS experiments and is shown to be stable, thereby indicating that interface trap density is not increased during hot-hole injection. This is in agreement with previous studies, which have shown that the conditions for increased interface states require V GS = 0.5V DS , where there is injection of hot electrons and holes (and is also the point of the maximum substrate current). Repetitive UIS experiments were performed on 4-and 2.5-μm cell-pitch 30-V rated MOSFETs, which showed that smaller cell-pitch devices exhibit better threshold voltage stability. The better threshold voltage stability of the smaller cell-pitch devices is due to reduced avalanche current per unit cell, which, according to the "lucky-electron" model, results in less HCI. The results show that the powerlaw prefactor also responds linearly to changes in the cell pitch (37.5% reduction in the cell pitch caused 40% reduction in the avalanche prefactor) and that reducing the cell pitch has the same effect as reducing the avalanche current. The 2.5-μm cell-pitch MOSFET also exhibited 25% improved R DSON with better R DSON stability and 20% improved subthreshold slope, although with 100% higher I DSS and worse I DSS stability.
